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ABSTRACT
Power consumption costs takes upto half of operational ex-
penses of datacenters making power management a criti-
cal concern. Advances in processor technology provide fine-
grained control over operating frequency and voltage of pro-
cessors and this control can be used to tradeoff power for
performance. Although many power and performance mod-
els exist, they have a significant error margin while predict-
ing the performance of memory or file-intensive tasks and
HPC applications. Our investigations reveal that the pre-
diction error is due in part to the fact that they do not take
frequency AND CPU variations account, rather they just
depend on the CPU by itself.
In this paper, we empirically derive power and comple-
tion time models using linear regression with CPU utiliza-
tion and operating frequency as parameters. We validate
our power model on several Intel and AMD processors by
predicting within 2-7% of measured power. We validate our
completion time model using five kernels of NASA Parallel
Benchmark suite and five CPU, memory and file-intensive
benchmarks on four heterogeneous systems and predicting
within 1-6% of observed performance. We then show how
these models can be employed to realize as much as 15%
savings in power while delivering 44% better performance
for applications deployed in a virtualized environment.
Categories and Subject Descriptors
C.0 [GENERAL]: Modeling of Computer Architecture; D.4.8
[OPERATING SYSTEMS]: Performance—Modeling and
prediction
General Terms
Experimentation, Measurement, Performance
Keywords
Power, Completion Time, Modeling, Prediction, Provision-
ing, Virtualization
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1. INTRODUCTION
Power consumption still remains the greatest concern of
data center administrators taking 30-50% of the operational
costs [27]. Data centers today are equipped primarily with
multicore machines which offer advanced power manage-
ment techniques. Processor manufacturers such as Intel
and AMD have introduced products such as AMD Pow-
erNow!, AMD Cool’n’Quiet and Intel SpeedStep that in-
corporate Dynamic Voltage and Frequency Scaling (DVFS)
and Dynamic Power Management such as clock gating. Intel
Nehalam architecture included per-core Dynamic Frequency
Scaling that enables each core with a separate Digital Phase-
Locked Loop (DPLL) [20] for clock signal generation rather
than using clock gating. Also, finer-grained processor fre-
quency steps, operating points and sleep states have con-
siderably reduced the idle power consumption and greatly
expanded the dynamic power range of the processors to as
much as 62% [30]. With the use of these hardware tech-
niques along with OS-level configurations (CPUgovernors),
the idle power consumed is as low as 38% of the peak power
[30], unlike the earlier architectures that drew about 70% of
the peak power [15].
 0
 15
 30
 45
EP IS FT MG CG KC IOZone
M
ax
. E
rro
r (
%)
Benchmarks
NPB - NASA Parallel Benchmark
KC- Kernel Compile
590%
Petrucci Prediction
Figure 1: Maximum error% while predicting com-
pletion time for NASA Parallel benchmark suite and
2 other benchmarks using existing model
Almost all data centers today are virtualized and the tasks
executing inside virtual machines (VMs) are isolated from
each other. The hypervisor that facilitates the virtualiza-
tion, also supports varying the frequencies of the processor
cores the VMs are scheduled on as well as the CPU allo-
cation of individual VMs. This gives us clear provisioning
boundaries to work with and hence a good target to control
power consumption of servers.
Power drawn by a system depends on the frequency at
which the processor operates as well as the CPU utilization
itself i.e., power varies by as much as 62% across CPU usage
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and 45% across the highest and the lowest frequencies [30].
A thorough survey of existing literature on power models
raised two issues with respect to applicability on modern
processors.
• Most models either focused on measuring the power
consumed at the component-level using voltage and
frequency supplied to the processor, or modeled power
as a function of CPU and other resource utilizations
but not both.
• Models that consider CPU and frequency as param-
eters fail to take into account the wide range of fre-
quency settings offered and the kind of frequency scal-
ing (clock gating vs DPLL).
Traditionally, the power consumed is inversely proportional
to (and is thus traded off with) application performance
which in a data center directly affects the SLAs guaranteed
by a service provider. There is a vast collection of literature
that quantifies the effect of either the CPU allocation or
the processor frequency on the performance of benchmarks.
The review of DVFS-aware performance models for virtual-
ized applications evoked following drawbacks.
• Most models either predicted performance of applica-
tions under frequency scaling or CPU reallocation that
‘simulated’ frequency scaling.
• Combined effect of CPU and frequency changes on
the performance of applications are not analyzed thor-
oughly.
• Gaps in existing work are clearly evident from Figure
1. Prediction error for CPU-intensive tasks are low,
about 30% for memory-intensive applications and as
high as 590% for file-intensive benchmarks.
• Need unified performance model for that considers both
frequency and CPU allocation
Our ultimate goal is to provision VMs while satisfying the
twin (and possibly competing) requirements of a power bud-
get and VM performance. As an intermediate step, with a
power and completion time model in place, we could opti-
mize for one or the other of these requirements as well and
use the resulting model to understand the effect that maxi-
mizing performance will have on power or minimizing power
consumption will have on the performance. The two build-
ing blocks that allow us to predict power and performance
are what we present in this paper.
Our contributions towards power and completion time
prediction in virtualized environments are the following.
• Empirically establish that for a multicore processor,
only the highest currently operating frequency affects
the power.
• Identify the minimal set of input parameters and em-
pirically derived a model using those parameters for
predicting power consumption of virtualized servers.
• Validate our derived model across heterogeneous pro-
cessors with high accuracy.
• Propose and validate a completion time model that
considers compute resource and frequency as param-
eters across different application types and heteroge-
neous systems with high precision.
• Integrate our proposed models and demonstrate sce-
narios which lead to significant power savings and per-
formance improvements while provisioning VMs.
The rest of the paper is organized as follows. Section
2 describes the background on the existing hardware-level
power management techniques applicable to data centers.
Existing power and performance models are presented in
Section 3. Section 4 provides the methodology, experimen-
tal setup and identifies the parameters needed for predicting
the power of a virtualized server. Section 5 derives a power
model with CPU% and operating frequency as parameters
and validates the model across heterogeneous servers. Sec-
tion 6 identifies compute resource and server frequency as
the input parameters for predicting the performance of a
task. Section 7 derives a completion time model from ex-
isting work and validates the model across 4 systems and
10 benchmarks, including NASA Parallel Benchmark suite.
Section 8 presents two scenarios where the integration of our
power and performance models leads to significant amount
of power saved and performance speedup. Conclusions and
future work are presented in Section 9.
2. BACKGROUND
The power consumption of a system is the rate at which
the system performs work and has two components - P total =
P idle + P dynamic (watts). P idle is the minimum power that
is required by the system to remain active, irrespective of
clock rate or usage. P dynamic is the power consumed while
performing computations. P dynamic varies with clock rate,
voltage supplied or utilization of the system. The dynamic
power range of a system is defined as the ratio of the differ-
ence between peak power and idle power to the peak power.
Energy consumption is total work done by system for a time
duration i.e., E = Σti=1P (i) and is measured in watt-hours
or joules. Data centers which use modern processors could
achieve higher power conservation by understanding and ef-
fectively using the Hardware-assisted techniques currently
offered.
2.1 Hardware-assisted Power Management
Benini et al. [10] classified power management of proces-
sors as (1) supply shutdown; (2) clock gating and (3) multi-
ple and variable power supplies for individual components.
Modern processors offer dynamic frequency scaling (DFS) ei-
ther by clock gating or using separate clock signals for each
core. DVFS is a powerful dynamic power management tech-
nique for conserving the processor power by reducing the
voltage and the frequency depending on the CPU-resource
utilization. The dynamic power of the processor is given by
P dynamic ∝ v2f where v is the supply voltage and f is the
frequency across the processor. A change in the voltage will
have a greater impact on the power drawn than a change of
the frequency.
Single-core processors were initially designed with off-chip
voltage regulators which caused tens of milliseconds delay
during DVFS [35]. The voltage regulators were placed off
the chip due to their bulky size and space restrictions of
the processor. Global on-chip regulators were designed to
moderate the voltage supplied to multicore processors. The
voltage is set based on the core operating at the highest
frequency. Frequency scaling is done by scaling the clock
length, which enables the required threshold voltage to be
set. Whereas, the frequencies of the remaining cores are
scaled using clock gating i.e., stopping the cores for some
cycles [34]. Commercial processors such as Intel Nehalem
currently use a DPLL to scale the frequency of individual
cores. However, the voltage is still set based on the high-
est frequency. CPUgovernor has been incorporated into the
linux kernel to provide a variety of frequency profiles to the
users i.e., the governor chooses which frequency to set based
on the CPU utilization and a set of selection policies. The
five profiles that are offered are - Conservative, Ondemand,
Performance, Powersave and Userspace. Current version of
CPUgovernors used by the hypervisors do not consider the
performance achieved by the applications executing inside
the VMs, the required performance i.e., SLA or design of
processors.
In this paper, we aim to understand the effect of DVFS
technique on the power consumption of the machines and
the performance attained by the tasks executing inside the
VMs, in order to achieve higher power conservation without
SLA violations for VM provisioning.
3. RELATEDWORK
Power Management has become an essential part of data
center operations. Virtualization has aided in power conser-
vation, as it enabled higher utilization using fewer number
of servers. There is scope for further improvement. This
section presents the existing power models for modern mul-
ticore processors and the available performance model of
virtualized applications.
3.1 Power Models
Modeling the power consumption of a system is an essen-
tial phase in efficient power management. Earliest works
in this area used the processor’s power consumption as a
proxy for modeling power drawn by the system. The CMOS
circuits that are used for building the processors derive dy-
namic power as P dynamic = aCV 2f where a is the switching
activity, C is the capacitance, V is the supply voltage and f
is the frequency or rate of clock signal of the processor. Fan
et al. [14] established a linear relationship between power
consumption and CPU utilization as
P = C0 + C1u
where u is the fraction of CPU utilization. Bellosa et al. [9]
like [18], [11], [29], used Performance Monitoring Counters
(PMC) to model the power consumption of the processor.
Their models focused on CPU utilization as processors con-
sumed about 70% of the total power supplied to the system.
However, the models did not hold for non-CPU-intensive
applications [28]. Gurumurthi et al. [16] designed SoftWatt
simulator to correlate power consumption with utilization
of four resources, namely - CPU, memory, I/O and disk.
Though the simulation method aids in analyzing the power
drawn by individual components, it is empirically infeasible
as the modern day processors are made of millions of such
components.
Pedram and Hwang proposed WorkloadGen [25], a work-
load generator to model the dynamic power management
technique - DVFS. This model was based on two assump-
tions - (i) only two frequencies available - ‘high’ and ‘low’.
(ii) if a core is at the ‘low’ frequency, that core is idle i.e.,
no process is scheduled on that core. However, there are
commercial multicore processors that support a wide range
of frequencies to choose from and the cores may be in use
even at lower frequencies.
Petrucci et al. [26] addressed this concern when they pro-
posed a power model that support multiple frequency steps.
The power pij at any given utilization uij is given as
pij(uij) = Pmij + (PMij − Pmij) · uij
Pmij = Pmi1 + (PmiFi − Pmi1)
(fij − fi1)2
(fiFi − fi1)2
PMij = PMi1 + (PMiFi − PMi1)
(fij − fi1)2
(fiFi − fi1)2
where PmiFi and Pmi1 are the idle power at maximum
and minimum frequencies i.e., fiFi and fi1 respectively. PMiFi
and PMi1 are the peak power at fiFi and fi1 respectively. It
is to be noted that power is linearly proportional to the fre-
quency or cubically proportional as voltage of the processor
is set based on the frequency. Petrucci et al. [26], how-
ever assumed a quadratic relationship between power and
frequency.
In this paper, we empirically establish power’s linear de-
pendency on the frequency and since our work is closely
related to [26], we show how our model predicts power con-
sumption more accurately than that given in [26]. In the
latest survey of power models [12], Petrucci’s model that
we have used for comparison, is the only model cited which
combines CPU% and frequency. As far as we know, no
other paper have proposed a combination of these
two parameters. Consider the case of Intel i7 processor -
it has a considerably low idle power - 38% of the peak power.
The remaining 62% of the total power depends not only on
the CPU utilization, but also the operating frequency. Op-
erating at 100% CPU at the lowest frequency consumes only
45% of the power at the highest frequency. This highlights
the need for modeling power based on the current CPU uti-
lization and the operating frequency.
3.2 DVFS-based Performance Models
Hsu and Feng [17] empirically observed the effect of fre-
quency change on the completion time of tasks by charac-
terizing the compute-boundedness of each microbenchmark.
They proposed a model that verified that the relative per-
formance can be approximated to the relative number of in-
structions executed per second (MIPS) and the relative fre-
quency. Dhiman et al. [13] and Marinoni and Buttazzo [23]
experimentally verified that frequency changes have lesser
effects on memory-intensive applications and minimally af-
fect network- and disk-intensive applications. Wang and
Wang [32] used Model Predictive Control (MPC) theory to
design the Controller that changes the CPU allocation of
the VM and the frequency of the servers based on a power
cap. Though their performance model considers both the
CPU and frequency of the server as parameters, their exper-
imentation were neither performed on non-CPU-intensive
applications, which have lesser performance loss with the
change in frequency, nor heterogeneous applications with
varied SLAs.
Non-CPU-intensive applications were again neglected by
Petrucci et al. [26] when they proposed a performance model
that depends on the CPU utilization and frequency of the
server. They assumed CPU as the bottleneck for httperf tool
and predicted the performance rij for any given utilization
uij and frequency fij using the following equation.
rij(uij) = RiFi · uij · fijfiFi
where RiFi is the performance at maximum frequency fiFi
and CPU utilization. This model was used in Figure 10 to
emphasize the gap in existing work. In this paper, we show
how our model predicts completion time more accurately
than that given in [26].
Another flavor in literature is to use OS or hypervisor-
driven techniques to provide frequency scaling. Nathuji and
Schwan, in VirtualPower [24], proposed ‘Soft Scaling’ - a
technique where VM will execute at the required frequency
using CPU scheduling policy rather than hypervisor chang-
ing the frequency of the processor. Many other authors such
as Kamga et al. [19] and Wen et al. [33] proportionally re-
allocated CPU to simulate frequency changes.
We would like to highlight here that the literature either
dealt with characterizing performance for frequency scaling
or used CPU reallocation to ‘simulate’ frequency scaling but
not both. This is the main drawback our proposed comple-
tion time model overcomes. As far as we know, we are
the first to provide a unified model that predicts the
completion time where frequency and CPU alloca-
tion are independently reconfigurable. Such a model
is particularly useful for virtualized environments for provi-
sioning VMs without performance violations.
4. MODELINGPOWERCONSUMPTIONOF
VIRTUALIZED SERVERS
Modern processors offer a minimum of 2 (AMD x4 9550)
and up to 10 (Intel i7 2600) frequency steps. As discussed
earlier, there is a need to consider the effect of operating
frequency and the CPU utilization on the dynamic power
of the system. Our methodology for empirically modeling
power drawn by virtualized servers is described below.
• Observe the power consumption trend of a system and
the effect of various parameters such as number of
VMs, CPU utilization, frequency of the cores, etc.
• Identify the key parameters that contribute to the power
consumption.
• Empirically derive the power model through regression
of the input parameters.
• Validate the model on other systems which are hetero-
geneous in terms of processor architecture, processor
manufacturers and chassis.
This section details the experimental setup to collect data to
derive the power model. The input parameters of the model
are determined through empirical evidence and regression is
used to derive the model for Intel i7 2600.
4.1 Experimental Setup
The experiments in this paper are performed on 5 virtu-
alized systems listed in Table 1. All the systems operate on
linux kernel 3.2.0-23-generic-pae and QEMU Kernel-based
Virtual Machine 1.0 hypervisor. The VMs also operate on
linux kernel 3.2.0-23-generic-pae. The power is measured
using KryKard ALM 10 [1] connected to the input supply of
the systems. We experiment with a pseudo microbenchmark
performing long double multiplication operations. The four
VMs are pinned to four different cores and each VM simul-
taneously executes the benchmark. The frequency of the
cores are set using cpufreqd 2.4.2 and the CPU allocation
is capped using cpulimit 1.1. All experiments are carried
out with the processor frequency and CPU allocation of VMs
as independent variables.
Table 1: Configuration of systems under test
System fmin
(GHz)
fmax
(GHz)
f step
(MHz)
Other fs
i7 2600 1.6 3.4 200
i5 760 1.86 2.79 133 1.2, 2.79+GHz
Xeon E5507 1.6 2.26 133
Xeon E5520 1.6 2.26 133 2.26+GHz
AMD 9550 1.1 2.2 1100
4.2 Number of VMs as a Parameter
In this subsection, we look at whether the number of ac-
tive VMs is a parameter that affects the power. The cor-
relation between the number of active VMs and the power
is determined by increasing the VMs running long double
multiplication operations and the power consumption is ob-
served for Intel i7 2600. In the first scenario, the VMs as
allocated a cap of 50% of the total CPU and in the second
scenario, no such cap is imposed. The power remains a con-
stant after 2 VMs for 50% overall CPU cap of the system
and 4 VMs for 100% i.e., no CPU cap on the quad core pro-
cessor, as shown in Figure 2. This suggests that rather than
number of active VMs, the CPU utilization of the system is
a more accurate parameter to predict the power consumed
by the system.
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Figure 2: Power, CPU % vs # VMs on Intel i7
4.3 Individual Core Frequencies as a Param-
eter
We measure the power consumption of a system on which
4 VMs running long double multiplication operations are ex-
ecuting. Each of the 4 VMs are pinned to one each of the
quad cores of Intel i7 and are allocated 100% of the core.
Let fn be the frequency of core cn. We operate each core
on a combination of the following 4 frequencies - 3.4GHz,
2.6GHz, 2GHz and 1.6GHz. For example, configuration C2
has the first core c1 operating at 3.4GHz, c2 at 2GHz, c3
at 1.6GHz and c4 at 2.6GHz. Table 2 lists a few frequency
configurations across the 4 cores and shows that even if one
of the cores is operating at the highest frequency, the power
consumption is the same (99 W). The lowest power of 51 W
is reached only when all the cores are operating at 1.6GHz.
Moreover, all the cores are homogeneous and the order of
the cores does not affect the power i.e., power consumed
when operating at C2 is the same as operating at C3 (99
W). Thus, it is sufficient to use the highest operating fre-
quency as the input to model the power consumption of the
system rather than the individual operating frequencies of
each core. As far as we know, we are the first to em-
pirically establish that the power is affected by only
the highest operating frequency.
Table 2: Power consumption for different frequency
settings
Config. No.
f1 f2 f3 f4 Power
(GHz) (W)
C1 3.4 3.4 3.4 3.4 99
C2 3.4 2.0 1.6 2.6 99
C3 1.6 2.6 3.4 2.0 99
C4 1.6 3.4 1.6 1.6 99
C5 2.6 1.6 2.0 2.0 73
C6 1.6 1.6 2.6 1.6 73
C7 1.6 2.0 2.0 2.0 59
C8 1.6 2.0 1.6 1.6 59
C9 1.6 1.6 1.6 1.6 51
4.4 Selection of Input Parameters
It is evident from the above experiments that in order
to predict the power consumption of a virtualized server,
the CPU utilization and the highest currently operating fre-
quency are required. Moreover, voltage of the processor is
not considered as modifying the manufacturer-set voltage
settings would reduce the life time of the CPU and void
the processor warranty. We also assume that the VMs are
pinned evenly across all the cores. Therefore, the CPU%
and highest currently operating frequency are the two input
parameters of our power model. We now proceed to derive
our power model in the next section.
5. DERIVATION OF POWERMODEL FOR
VIRTUALIZED SERVER
Our aim is to build a model to predict the power con-
sumption of a server for a given CPU utilization and fre-
quency settings with minimal inputs required. Let P cpuf
be the power drawn at cpu allocation and f operating fre-
quency. The total power (TPower) of the system depends
both on CPU and f , the basic power model is given as
TPowercpuf = P
idle + P dynamic (1)
where P idle is the idle power and P dynamic is the dynamic
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power consumed. We now aim to model the idle power if
Intel i7. The P idle for all the frequencies were measured and
plotted in Figure 3. It is evident from Figure 3 that P idle
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Figure 4: Power trend of Intel i7 for various CPU
and f settings
is dependent on the frequency of the processor. Moreover,
it is trivial that CPU utilization is 0% and hence, does not
contribute to P idle. In order to make the model system-
independent, we use relative change in the frequency as the
input parameter instead of the absolute frequency, and apply
linear regression on the P idle values. With a linear fitting of
0.91 for the coefficient of determination, R2, it is established
that P idle is linearly dependent on the relative frequency and
is modeled as
P idle = P 0.0fmax − α · (
fmax − f
fmax
) (2)
where P 0.0fmax is the idle power at fmax and α = 1.237 (watts)
is the idle power slope of Intel i7. Therefore, substituting
Equation 2 in Equation 1, we get
TPowercpuf = P
0.0
fmax − α · (
fmax − f
fmax
) + P dynamic (3)
We now empirically analyze and explain our intuition be-
hind deriving a model for P dynamic. Figure 4 shows the
power consumed for different CPU% and frequency of the
system. Intel i7 2600 offers 61.6% of P dynamic and power
varies by as much as 44.5% across fmin and fmax at 100%
CPU utilization. It is clear that the power trend for each fre-
quency is linearly proportional to the CPU% i.e., P dynamicf ∝
cpu or P dynamicf = βf · cpu for some βf (watts) at frequency
f . Table 3 shows the fitness of the above equation along
with βf values for the ten frequency steps. The absolute
difference between P dynamicf and βf is very low for most
frequencies. Therefore, Equation 3 can be rewritten as
TPowercpuf = P
0.0
fmax − α · (
fmax − f
fmax
) + βf · cpu (4)
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To use Equation 4 as such for predicting power, ten βf val-
ues are required. Therefore, we further simplify our model
by plotting βf values across different frequencies as shown
in Figure 5. βf for any frequency is modeled as linearly
dependent on the relative frequency with R2 = 0.986 as
Table 3: Linear Power Model fitting of Intel i7
f (GHz) βf P
dyn
f |βf − P dynf | R2
3.4 57.77 56.44 1.33 0.999
3.2 52.49 52.28 0.21 0.999
3.0 45.84 45.91 0.07 0.999
2.8 40.04 39.89 0.15 0.999
2.6 34.93 34.77 0.16 0.999
2.4 30.3 30.17 0.13 0.999
2.2 26.14 25.81 0.33 0.999
2.0 22.47 22.24 0.23 0.999
1.8 18.95 18.82 0.13 0.999
1.6 16.0 15.82 0.18 0.999
βf = (A
f
fmax
+B) (5)
where A is the component of P dynamic that is dependent on
the relative frequency and B is not. A and B values are
found to be 79.73 (watts) and -24.14 (watts), respectively.
Also, A + B ≈ P dynamicfmax . Using Equation 5 in Equation 4,
TPowercpuf = P
0.0
fmax −α · (
fmax − f
fmax
) + (A · f
fmax
+B) · cpu
(6)
The above equation requires only three calculated inputs -
A, B and α and the next subsection explains how they are
obtained.
5.1 Obtaining A, B and α values
The A, B and α values are calculated using Equations 7,
8 and 9.
A = ((P 1.0fmax−P 0.0fmax)−(P 1.0fmin−P 0.0fmin))·
fmax
fmax − fmin (7)
B = (P 1.0fmax − P 0.0fmax)−A (8)
α = (P 0.0fmax − P 0.0fmin) ·
fmax
fmax − fmin (9)
where P 0.0fmin is the power consumed when system is 0% CPU
(idle) and at fmin, P
1.0
fmin
is the power when system is at
100% CPU and at fmin and P
1.0
fmax is the power at 100%
CPU and fmax.
We require only 6 inputs - fmin, fmax, P
0.0
fmin
, P 0.0fmax ,
P 1.0fmin and P
1.0
fmax to calculate A, B and α and to predict
the power at a given CPU% and f . Section 5.2 describes
the experimental setup for validating our power model and
enlists the accuracy of prediction of our power model across
heterogeneous systems.
5.2 Validation of the Power Model
The power model that we derived in Equation 6 is val-
idated by predicting power of 4 heterogeneous machines -
quad core i5 760 Desktop, dual Xeon E5507 rack mount
server, dual Xeon E5520 blade server and AMD x4 9550
quad core Desktop. The systems are heterogeneous in terms
of processor architecture, number of processors, processor
manufacturers and chassis and aids in establishing the va-
lidity of our power model across a variety of systems.
We observe the idle and total power at fmin and fmax. A
and B values are calculated using Equations 7 and 8 respec-
tively, and α is obtained using Equation 9. Figures 6(a)-(e)
show the power consumption trend for the 5 systems, in-
cluding Intel i7. Table 4 provides the A, B, and α values.
The deviation of predicted power from the measured power
is calculated using Equation 10. Figure 6(f) shows the ac-
curacy of our power model and the latter part of Table 4
compares prediction accuracy of Petrucci’s model [26] with
our proposed model across 5 systems.
Error% =
|Measured− Predicted|
Measured
· 100% (10)
The maximum error in prediction ranged from 1.89% for
AMD x4 9550 to 7.39% for Intel i5. The ‘Turbo’ mode of
Intel i5 and Xeon 5520 were assumed to be three frequency
steps (one step is 133MHz) higher than the highest frequency
2.793GHz and 2.261GHz respectively i.e, the turbo mode of
i5 and E5520 were assumed to be 3.192GHz and 2.66GHz
respectively. And the ‘low’ mode of Intel i5, 1.2GHz is as-
sumed to be 5/3 frequency steps lesser than the lowest fre-
quency of 1.862GHz i.e., the ‘low’ mode’s frequency is as-
sumed to be 1.64GHz [22].
The following were made for the measured power across 5
systems.
• Idle power of blade and rack-mount servers are sig-
nificantly higher than desktop machines due to their
chassis housing more components, including dual pro-
cessors and fans and in the case of Xeon 5520, inte-
grated management module and ethernet switch.
• Idle power of the Intel processors varies by only about
1W but AMD x4 9550 supports a reduction of 6W
between its fmin and fmax.
• Even though Intel i7 and AMD 9550 have similar P dyn
at fmax - 56W and 54W respectively, the dynamic
range varies by about 11% due to the very low Pidle of
Intel i7 of 35W.
• Low error of Xeon 5520 is due to the high idle power
(191 W) and a narrow dynamic range of 12.95% while
Xeon 5507’s idle power (77 W) is only 40% of Xeon
5520’s and has a wider dynamic range of 48.07%.
The following are the observations of predicting power of
the 5 systems using our model and Petrucci’s model [26], as
shown in Table 4.
• 4 out of 5 systems have lesser or the same average pre-
diction error % for our model than Petrucci’s model.
The 5th system has a higher average error of 0.01%.
• Petrucci’s model does not predict as accurately as our
model, given the same input for nearly every system
with the highest error being 9.68%. This is because
they had modeled power based on the square of the
relative change in the frequency while we model it lin-
early.
• With the maximum error of 7.39%, our power model is
able to predict the power for various CPU utilizations
and frequency configurations across heterogeneous pro-
cessors, processor manufacturers and chassis.
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Figure 6: Power Consumption trend of (a) Intel i7 2600 (b) Intel i5 760 (c) AMD x4 9550 (d) Dual Intel
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Table 4: Input values of Power Model for Intel and AMD systems and Prediction Errors
Processor P 0.0fmin P
0.0
fmax α P
1.0
fmin
P 1.0fmax A B P
dyn
fmax
[26]’s Error% Our Error %
(Watts) (%) Avg Max Avg Max
i7 2600 35.54 36.14 1.09 51.36 92.56 76.72 -20.28 61.60 3.83 9.68 1.89 5.83
i5 760 55.75 56.28 1.59 107.25 149.72 125.82 -32.38 62.76 2.86 8.45 2.36 7.39
E5507 77.28 77.46 0.61 127.77 148.82 70.95 0.41 48.07 3.01 6.54 3.02 6.03
E5520 191.01 191.01 0.00 208.38 219.45 37.638 -9.198 12.95 2.41 5.89 0.97 2.00
AMD 9550 65.63 71.62 11.98 83.88 125.44 71.14 -17.32 50.86 0.83 1.89 0.83 1.89
Thus, we derived a model to predict the power consumption
of a system using only 2 frequencies and 4 power values as
inputs. We, then, validated with 5 systems which are het-
erogeneous in terms of processors, processor manufacturers
and chassis. The power model built in a virtualized en-
vironment ensured the inclusion of power consumption of
memory and the reusabilty of the model for power optimal
VM provisioning. However, the derived model will hold for
non-virtualized environments such as bare metal, HPC and
Hadoop clusters. Their power values can be predicted by
supplying the new power values of the HPC and Hadoop sys-
tems. As a part of future work, our model can be extended
to multiple processors by considering the highest operating
frequency of each processor which would be highly relevant
for HPC environment utilizing multi- and many-core proces-
sors. Our power model can be used for predicting power as
well as setting a power budget for VM placement strategies.
6. ACOMPLETIONTIMEMODELFORVIR-
TUAL MACHINES
Service Level Agreements (SLAs) are the operative words
of any data center service provider. Consider a scenario
where the SLAs are based on the completion time of ap-
plications, which is a typical performance metric for HPC
tasks and workloads that require batch processing such as
Hadoop’s Map-Reduce. The resources are allocated based
on the required time for completion. In this section, we
aim to understand the effect of compute-resource and fre-
quency modifications on the execution time of the applica-
tions running inside VMs and experimentally derive a com-
pletion time model that can be used for provisioning VMs
without violating execution time SLA constraints and re-
duce power consumption of the servers at the same time.
Our methodology for empirically modeling completion time
of VMs is described below.
• Observe the completion time of VMs by varying the
parameters that affect the completion time of bench-
marks executing inside VMs
• Empirically derive the completion time model through
regression of the input parameters.
• Validate the model with multiple benchmarks on other
systems which are heterogeneous in terms of processor
architecture, number of processors, processor manu-
facturers and chassis.
In this section we identify the parameters that affect the
completion time of a task executing inside a virtual machine
and empirically derive a completion time i.e., the elapsed
wall clock time, prediction model for Intel i5 760. In order
to reduce the complexity of the model, the number of VMs
is assumed to be the same as the number of cores of the
server.
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Figure 7: Completion Time vs CPU% and f for Intel i5 (a) cpuTest (b) randmem32
6.1 Experimental Setup for Completion Time
Model Derivation
The experiments below were performed on virtualized In-
tel i5 760. For derivation of the completion time model,
4 VMs execute cpuTest for 11 billion iterative long dou-
ble addition and multiplication and randmem32 [2] bench-
mark that transfers data at increasing data sizes from and
to caches and memory. The benchmarks are executed inside
the VMs simultaneously by pinning them to four different
cores. The average of the real value of time command of the
4 VMs is noted as the completion time for a specific CPU-
frequency combination. The number of VMs is assumed to
be 4 as it was established that with 4 VMs, peak CPU uti-
lization and thus peak power is attained.
Figures 7 (a) and (b) graphically represent the comple-
tion time values of the 2 benchmarks. At 100% CPU and
the highest frequency, the completion time of cpuTest and
randmem32 are almost the same - 57 and 58 seconds, re-
spectively. At 20% CPU and lowest frequency, the comple-
tion time of cpuTest and randmem32 vary drastically at 680
and 413 seconds. This substantial change in the completion
time with respect to the frequency and CPU% alterations
are analyzed in Sections 6.2 and 6.3. A completion time
model with CPU% and frequency as parameters is derived
and validated in Section 7.
6.2 Frequency of Processor as Parameter
The effect of frequency modification is observed for cpuTest
and randmem32 at 100% CPU on Intel i5 760 Desktop, as
shown in Figure 8. The frequency change does not influence
the relative completion time (CT) of randmem32 as much
as cpuTest. This is due to cpuTest using the frequency-
dependent hardware of the processor [31]. Marinoni and
Buttazzo [23] have quantified the fraction of the frequency-
dependency U as
U = [
CTfmin − CTfmax
CTfmax
] · [ fmin
fmax − fmin ]
and the completion time for any frequency can be predicted
using
CTf = [U · fmax
f
+ V ] · CTfmax (11)
where U is the fraction of the application that is dependent
on the frequency, V is the fraction that is independent of the
frequency changes and U + V =1. The U value was empiri-
cally found to be 1.04 and 0.49 for cpuTest and randmem32
respectively. U is architecture-dependent [23] and needs to
be recalculated for different processors.
6.3 CPU Allocation as Parameter
Amdahl’s law [8], one of the fundamental laws of Com-
puter Architecture, is used to find the maximum expected
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randmem32 on Intel i5
improvement to an overall system when only part of the
system is improved i.e.,
CTnew = [
Fenhanced
Speedupenhanced
+ (1− Fenhanced)] · CT old
where Fenhanced is the fraction of the application that is en-
hanced. Rewriting the above equation by expressing speedup
Speedupenhanced as the CPU% allocated,
CT cpu = [θ · 1.0
cpu
+ µ] · CT 1.0
where θ quantifies the compute-boundedness of the applica-
tion that is affected by the change in CPU allocation, µ is
the CPU-independent part of the application and θ + µ =
1. For a CPU-intensive task, θ ≈ 1. However, the above
equation does not capture the combined effect of f and
CPU alteration on the completion time. While θ remains
a constant for CPU-intensive tasks, it varies for non-CPU-
intensive tasks with f as shown in Figure 9. Therefore, θ
has to be recalculated for every f .
CT cpuf = [θf ·
1.0
cpu
+ µf ] · CT 1.0f (12)
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In order to predict the completion time of tasks executing
inside of VMs, the total CPU allocated and the frequency
of the system are required and are thus, used as the input
parameters of our completion time model. We now proceed
to derive and validate our completion time model in the next
section.
7. DERIVATION OF COMPLETION TIME
MODELFORVIRTUALIZEDENVIRON-
MENTS
Let CT cpuf be the completion time for a given CPU utiliza-
tion ratio cpu and frequency f . Equation 11 expresses the
frequency dependency and Equation 12 gives the compute-
boundedness of an application. Rewriting Equation 11 at
100% utilization as
CT 1.0f = [U · fmax
f
+ V ] · CT 1.0fmax (13)
Equation 13 is plugged into Equation 12 to predict CT cpuf
as
CT cpuf = [θf ·
1.0
cpu
+ µf ] · [U · fmax
f
+ V ] · CT 1.0fmax (14)
U is calculated using CT 1.01.86GHz, CT
1.0
2.79GHz and Equation
13 and is found to be 1.0 and 0.43 for cpuTest and rand-
mem32 respectively. The θf and corresponding R
2 are given
in Table 5. For the above equation to predict the execution
time for any CPU% and f, it requires ten θf values (for each
f), in addition to U and CT 1.0fmax . Therefore, we aimed at re-
ducing the inputs to the completion time model by applying
linear regression to all the θf values of randmem32. With
Table 5: Verification for cpuTest and randmem32
f (GHz) cpuTest U=1.0 randmem32 U=0.43
θf R
2 θf R
2
2.79+ 1.0 0.999 0.71 0.999
2.79 1.01 0.999 0.73 0.999
2.66 1.01 0.999 0.74 0.999
2.53 1.01 0.999 0.75 0.999
2.39 1.01 0.999 0.75 0.999
2.26 1.02 0.999 0.77 0.999
2.13 1.01 0.999 0.78 0.999
2.0 1.01 0.999 0.79 0.999
1.86 1.01 0.999 0.79 0.999
1.2 1.02 0.999 0.9 0.999
R2 as 0.978 suggests that θf = K · ( fmaxf − 1) + θfmax and
slope K = 0.132 for randmem32. Since θf ≈ θfmax for all
frequencies of cpuTest, K is assumed to be 0. Moreover, K
can be approximated as
K = (θfmin − θfmax) · (
fmin
fmax − fmin )
and the calculated value was found to be K = 0.12. There-
fore, our model requires only θfmin and θfmax to calculate
all other θf values. And how we calculate these values is
explained in the next subsection.
7.1 Obtaining U and θf values
U and θf values are calculated using Equations 15, 16, 17
and 18.
U = (
CT 1.0fmin − CT 1.0fmax
CT 1.0fmax
) · ( fmin
fmax − fmin ) (15)
θfmax = (
0.x
1.0− 0.x ) · (
CT 0.xfmax − CT 1.0fmax
CT 1.0fmax
) (16)
θfmin = (
0.x
1.0− 0.x ) · (
CT 0.xfmin − CT 1.0fmin
CT 1.0fmin
) (17)
θf = (θfmin − θfmax) · (
fmin
fmax − fmin ) · (
fmax
f
− 1) + θfmax
(18)
We require only 7 inputs - fmin, fmax, x% CPU utiliza-
tion, CT 1.0fmin , CT
0.x
fmax , CT
1.0
fmax and CT
0.x
fmax to predict the
power at a given CPU% and f . The following is the system-
atic procedure to calculate U for any arbitrary task/system.
The same task is executed at 100%CPU and 20%CPU (say)
on the minimum and maximum frequencies for a given appli-
cation and system. VM cloning techniques such as SnowFlock
[21] can be used to run cloned task on 4 different VMs having
the 4 different configurations. The original VM is unaffected
and continue to serve while the clones are executed using
other configurations. Section 7.2 describes the experimental
setup for validating our completion time model and Section
7.3 enlists the accuracy of prediction of our completion time
model and existing model used by Petrucci et al. [26], across
heterogeneous applications and machines.
7.2 Experimental Setup for Completion Time
Model Validation
Experiments below were performed on virtualized Intel i5,
Intel i7, Xeon E5507 and AMD 9550. We have experimented
with 10 benchmarks - 5 kernels of NASA Parallel Bench-
mark [3] - integer sort (IS), embarrassingly parallel (EP),
conjugate gradient (CG), multi-grid (MG) and fast Fourier
transforms (FT), all of class size B, and 5 microbenchmarks
- SysBench CPU test [4] for finding the first 50,000 prime
numbers, cpuTest [5], randmem32 [2], kernel compile 3.9.4
[6] and IOZone [7] for creating and deleting 1000 files. These
10 benchmarks stress test CPU, memory, I/O and combina-
tions of these resources. The benchmarks are executed inside
VMs simultaneously by pinning them to individual cores.
Class B of NPB suite was executed inside a single VM us-
ing all the cores of Xeon E5507 to empirically validate our
completion time model on HPC benchmarks. Frequencies
of the ‘low’ and ‘turbo’ modes of Intel i5 are assumed to be
1.197GHz and 2.926GHz respectively.
7.3 Validation of Completion Time Model
Figures 10 (a)-(f) show the CDF of the error in predicting
the completion time for 10 benchmarks on 4 systems using
our completion time model. Table 6 compares the prediction
of our model with existing work. We observed the following
while predicting the completion time.
• Dependency on the processor frequency i.e., the value
of U was ≈ 1 for both the CPU-intensive benchmarks
and ≈ 0 for both the I/O-intensive benchmarks across
the 4 heterogeneous servers.
• U value vary from 0.25 to 0.52 for randmem32 and
0.45 to 0.84 for kernel compile. Therefore, U has to be
calculated for individual applications on each system.
• Completion time monotonically increased from 100%
to 20% for all frequencies, benchmarks and systems,
except for kernel compile. While it still monotonically
increased from 80% to 20%, compilation took longer at
100% than 80%. This led to a maximum error in pre-
diction about 16% on Intel i5, i7 and AMD 9550. This
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Figure 10: CDF of error in predicting the completion time of (a) cpuTest (b) SysBench CPU (c) randmem32
(d) kernel compile (e) IOzone for AMD 9550, Intel i5, Intel i7 and Dual Xeon E5507 and (f) NASA Parallel
Benchmark suite - Class B on Xeon E5507
Table 6: Validation of completion time model using
10 benchmarks on AMD 9550, Intel i5, i7 and E5507
Task System
Error % using
Petrucci [26] Our Model
Avg Max Avg Max
cpuTest
AMD 1.13 3.84 0.3 0.75
i5 0.55 2.00 0.57 2.03
i7 1.58 5.95 1.15 2.22
E5507 2.47 7.81 1.64 3.08
AMD 1.26 4.13 0.32 0.57
sys i5 0.52 2.16 0.59 1.69
bench i7 1.57 5.87 1.19 2.3
CPU E5507 1.26 8.19 0.32 2.56
AMD 19.32 37.63 0.70 2.57
rand i5 29.29 70.24 1.63 3.85
mem32
i7 44.86 83.55 1.68 5.69
E5507 17.04 36.76 2.24 5.90
AMD 4.76 8.26 1.01 2.98
Kernel i5 4.89 14.38 1.01 3.30
Compile
i7 11.04 17.66 1.47 5.20
E5507 17.55 30.37 1.29 3.91
IOzone
AMD 231.46 854.99 0.71 1.52
i5 204.84 1047.79 1.47 6.81
i7 227.20 966.14 2.19 5.88
E5507 168.50 590.01 1.77 6.51
NPB.EP
E5507
0.55 2.23 0.32 1.94
NPB.IS 7.25 15.13 0.46 1.74
NPB.FT 4.23 7.86 0.46 1.53
NPB.MG 7.31 12.23 1.07 2.11
NPB.CG 13.15 29.89 1.28 3.46
outlier could be attributed to the bottleneck created
by CPU on the memory and file subsystems.
• To overcome the above exception, the base of the pre-
diction to 80%, i.e., the following equation was used
to predict the time for kernel compilation where U is
obtained from CT 0.8fmax and CT
0.8
fmin
CT cpuf = [θf ·
0.8
cpu
+ µf ] · [U fmax
f
+ V ] · CT 0.8fmax
• The above method for prediction led to a maximum
error of 5.2% across of 20% to 80% CPU but as much
as 39% for 100% CPU. This outlier could also be at-
tributed to bottlenecks created on memory and file
subsystems.
• Our average error is consistently lesser than [26] for
compute as well as other-resource-intensive tasks.
• Compared to our model, [26] predicted one magnitude
worse than measured values for memory-intensive and
more than two magnitudes worse for file-intensive
benchmarks.
• For the NASA Parallel Benchmark suite, the maxi-
mum error is a negligent 3.46%. This empirically es-
tablishes our completion time model’s validity and ap-
plicability for complex, real-world applications as well
as HPC environments.
With the maximum error of 6.81%, our unified comple-
tion time model was able to predict the time for various
CPU utilizations and frequency configurations across hetero-
geneous benchmarks and systems. Moreover, for the NASA
Parallel Benchmark suite, our model predicted their com-
pletion time with a very high accuracy (maximum error of
3.46%) and hence validating the applicability of our com-
pletion time model for complex applications and HPC envi-
ronments. Thus, we proposed a completion time model to
predict the performance of tasks operating inside the VMs
using only 2 frequencies, a CPU fraction and 4 execution
time values. We addressed the issue of predicting the run-
ning time for memory- and file-intensive benchmarks as well
as HPC benchmarks and our model has a high prediction ac-
curacy across heterogeneous virtualized systems. Our com-
pletion time model can also be used for Hadoop and HPC
environments with no modifications.
We would like to make a small note here. Performance of
any task can be measured in one of two ways - given set of
operations, how long does execution take OR given a fixed
amount of time, how many operations are executed. We
utilized benchmarks that complete execution to derive and
validate our Completion Time model. On the other side are
‘unconstrained’ applications (i.e., unconstrained w.r.t. time)
which require throughput analysis rather than Completion
Time modeling. For example, VM cloning [21] can be used
to feed same request/input to all the clones operating at
different CPU/frequency configurations and observing their
performance. However, one potential way our model can
be directly applied to such tasks is by identifying repeated
subtasks or introducing breakpoints and observing their CT
for different configurations. The following section presents
the integration of our proposed models.
8. INTEGRATION OF POWER AND COM-
PLETION TIME MODELS
The power and completion time models that we have em-
pirically derived and validated in the previous sections can
be integrated in multiple ways to provision VMs on physical
machines (PMs). In this section, we describe two basic sce-
narios - (i) power-optimal provisioning and (ii) provisioning
with a power budget.
Figure 11: Procedure for integrating our proposed
models and power-optimally provisioning VMs
8.1 Scenario 1: Power-optimal provisioning
Consider a scenario where 4 VMs executing the same ap-
plication - NumBench, have to be provisioned on a single
PM in a power-optimal manner. The only input given is the
completion time threshold (CTThreshold) of 240 seconds. As-
sume that the completion time of the application is already
characterized w.r.t. CPU% and f for Intel i5 and i7. Figure
11 shows the procedure for provisioning VMs such that the
PM utilized the least amount of power. The CTThreshold
is given as input to the Controller which forwards it to the
Completion Time Predictor. This Predictor sends all fea-
sible f -CPU% combinations to the Controller. In order to
provision in a power optimal manner, the Controller for-
wards the f -CPU% combinations to the Power Predictor.
The power characteristics of Intel i5 and i7 w.r.t. CPU%
and f are already available with the Power Predictor. There-
fore, the power utilized for the f -CPU% combinations are
calculated and sent to the Controller which chooses the least
power consuming combination. Figure 12 shows the power
saving achieved at each f w.r.t. power consumed at f10, the
highest frequency. For a CTThreshold of 240 seconds, Intel i7
achieves 15.4% i.e., 9W of power saving if all 4 VMs are pro-
visioned at the lowest frequency of 1.6GHz and 71% CPU.
Whereas for Intel i5, the lowest f of 1.2GHz yields only 5%
savings, but operating at 1.6GHz achieves 12.4% i.e., 12W
of saving. Hence, the Controller provisions the VMs on Intel
i5 with 58% CPU at 1.6GHz.
 0
 4
 8
 12
 16
 20
f10 f9 f8 f7 f6 f5 f4 f3 f2 f1
 0
 20
 40
 60
 80
 100
Po
w
er
 S
av
ed
 (%
)
Po
w
er
 C
on
su
m
ed
 (W
)
Frequency #
Power saved (%) for i7
Power saved (%) for i5
Power (W) consumed by i5
Power (W) consumed by i7
Figure 12: Power saved and consumed by Intel i5
and i7 for a completion time threshold of 240s
8.2 Scenario 2: Provisioning with a power bud-
get
While one side of the coin is saving power with a perfor-
mance constraint, improving performance for a power bud-
get constraint is the other side. The objective for this sce-
nario is to improve the performance i.e., reduce the com-
pletion time of the tasks executing inside VMs while main-
taining the power utilized under a budget. The procedure
for provisioning VMs for this scenario is similar to the one
shown in Figure 11 except the following changes. A power
budget is given as input which the Controller forwards to the
Power Predictor. The feasible f -CPU% combinations are
sent to the Completion Time Predictor via the Controller.
The Completion Time Predictor estimates the performance
that will be achieved based on the characteristics of the ap-
plication w.r.t. f and CPU% known apriori. Figure 13
shows the increase in the performance that is achieved by
Intel i7 and i5 which have 50W and 75W respectively, as
their power budgets. The completion time decreased i.e.,
the performance improved gradually with decrease in f for
Intel i7 and reached as much as 40% (345s to 206s). The
same trend was observed for Intel i5, where the performance
improvement was 43.9% (482s to 270s) with decrease in f .
In this section, we described two scenarios that utilized
the integration of our power and completion time models.
We explained the procedure for integrating our models and
observed that as much as 15.4% power can be saved and
43.9% performance can be improved.
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Intel i5 and i7 for a power budget of 75W and 50W
9. CONCLUSIONS
In this paper, we proposed a power and a performance
model with CPU utilization and frequency as parameters.
To achieve that, we studied the power consumption trend of
Intel i7, established that only the highest identified the pa-
rameters and empirically derived a power model with CPU
allocation and frequency as input. We validated the power
model by predicting power of 5 heterogeneous systems, with
a maximum error of 7.4%. We also derived a completion
time model by combining existing models that predict using
CPU allocation and frequency of the system. We validated
the completion time model by predicting the execution time
of 10 tasks on 4 machines with a maximum error of 6.8%.
We also described two scenarios where the integration of our
proposed models achieved 15.4% power saving and 43.9%
performance improvement while provisioning VMs. They
can also be applied to HPC and Hadoop environments with
no modifications.
For future work, we intend to extend the power model
to dual or n-processor systems, encompass memory, file and
network resources and propose a VM provisioning algorithm
that is completion time-aware and power optimal across a
cloud setup. The algorithm can also be extended to in-
clude dynamic SLA requirement and reallocation of server
resources power optimally.
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